

STP8NK85Z STF8NK85Z

N-channel 850V - 1.1Ω - 6.7A - TO-220 /TO-220FP Zener - protected SuperMESH[™] Power MOSFET

General features

Туре	V _{DSS} (@Tjmax)	R _{DS(on)}	I _D
STP8NK85Z	850 V	< 1.4 Ω	6.7 A
STF8NK85Z	850 V	< 1.4 Ω	6.7 A


- Extremely high dv/dt capability
- 100% avalange tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatibility

Description


The SuperMESH[™] series is obtained through an extreme optimization of ST's well established strip-based PowerMESH[™] layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh[™] products.

Applications

Switching application



Internal schematic diagram



Order codes

Part number	Marking	Package	Packaging
STP8NK85Z	P8NK85Z	TO-220	Tube
STF8NK85Z	F8NK85Z	TO-220FP	Tube

October	2006
0010001	-000

Contents

1	Electrical ratings	3
	1.1 Protection features of gate-to-source zener diodes	4
2	Electrical characteristics	5
	2.1 Electrical characteristics (curves)	7
3	Test circuit	0
4	Package mechanical data 1	1
5	Revision history1	4



1

Electrical ratings

Symbol	Parameter	Val	Unit	
		TO-220	TO-220FP	
V _{DS}	Drain-source voltage ($V_{GS} = 0$)	85	0	V
V _{GS}	Gate- source voltage	± 3	30	V
I _D	Drain current (continuous) at $T_C = 25^{\circ}C$	6.7	6.7 ⁽¹⁾	А
Ι _D	Drain current (continuous) at $T_C = 100^{\circ}C$	4.3	4.3 ⁽¹⁾	А
I _{DM} ⁽²⁾	Drain current (pulsed)	26.7	26.7 ⁽¹⁾	А
P _{TOT}	Total dissipation at $T_C = 25^{\circ}C$	150	35	W
	Derating factor	1.20	0.28	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5K Ω)	400	00	V
dv/dt ⁽³⁾	Peak diode recovery voltage slope	4.	5	V/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1s; Tc= 25°C)	- 2500		v
T _j T _{stg}	Max operating junction temperature Storage temperature	-55 to 150		°C

Table 1.Absolute maximum ratings

1. Limited only by maximum temperature allowed

2. Pulse width limited by safe operating area

3. $I_{SD} \leq 6.7 \text{ A}, \text{ di/dt} \leq 200 \text{A/}\mu\text{s}, V_{DD} \leq V_{(BR)DSS}, T_j \leq T_{JMAX.}$

Symbol	Parameter	Value		Unit
		TO-220 TO-220FP		
R _{thj-case}	Thermal resistance junction-case max	0.83	3.6	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	62.5		°C/W
TI	Maximum lead temperature for soldering purpose	300		°C

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by Tj Max)	6.7	A
E _{AS}	Single pulse avalanche energy (starting Tj=25°C, Id=Iar, Vdd=50V)	350	mJ



Table 4.	Gale-Source zener diode					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BV_{GSO}	Gate-source breakdown voltage	Igs=± 1mA (Open Drain)	30			V

Table 4.	Gate-source	zener	diode

1.1 Protection features of gate-to-source zener diodes

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.



2 Electrical characteristics

(T_{CASE}=25°C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown voltage	I _D =1MA, V _{GS} = 0	850			V
I _{DSS}	Zero Gate voltage Drain current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating, T _C = 125°C			1 50	μΑ μΑ
I _{GSS}	Gate-body leakage Current (V _{DS} = 0)	V _{GS} = ± 20 V			± 10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 100 \ \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 3.35 A		1.1	1.4	Ω

Table 5. On/off states

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 _{fs} ⁽¹⁾	Forward transconductance	V _{DS} = 15v, I _D = 3.35 A		6		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0		1870 190 44		pF pF pF
C _{oss eq.} ⁽²⁾	Equivalent output capacitance	$V_{DS} = 0V, V_{DS} = 0V \text{ to } 680V$		75		pF
t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD} = 425 \text{ V}, \text{ I}_{D} = 3.35 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 18</i>)		26 19 58 18		ns ns ns ns
t _{r(Voff)} t _r t _c	Off-voltage rise time Fall time Cross-over time	$V_{DD} = 680 \text{ V}, I_D = 6.7 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 20</i>)		12 10 24		ns ns ns
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 680 \text{ V}, \text{ I}_{D} = 6.7 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see <i>Figure 19</i>)		60 12 35	84	nC nC nC

1. Pulsed: pulse duration=300µs, duty cycle 1.5%

2. $C_{oss eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} ⁽¹⁾	Source-drain current Source-drain current (pulsed)				6.7 26.7	A A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 6.7 \text{ A}, V_{GS} = 0$			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse Recovery Charge Reverse Recovery Current	I _{SD} = 6.7 A, di/dt = 100 A/μs V _{DD} = 35 V, Tj = 25°C (see <i>Figure 20</i>)		530 4.5 17		ns μC A
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 6.7 A, di/dt = 100 A/μs V _{DD} = 35 V, Tj = 150°C (see <i>Figure 20</i>)		690 6.4 17		ns μC A

 Table 7.
 Source drain diode

1. Pulsed: pulse duration=300µs, duty cycle 1.5%

2. Pulse width limited by safe operating area



Electrical characteristics (curves) 2.1

Figure 2.

Κ

10-

 $\delta = 0.$

Figure 1. Safe operating area for TO-220






Figure 3. Safe operating area for TO-220FP








10-3

10

Figure 6. **Transfer characteristics**








Figure 4.



Thermal impedance for TO-220



10

10

10⁰ $t_{p}(s)$

Figure 7. Transconductancez

Figure 8. Static drain-source on resistance




Figure 9. Gate charge vs gate-source voltage Figure 10. Capacitance variations






Figure 11. Normalized gate threshold voltage Figure 12. Normalized B_{VDSS} vs Temperature vs temperature










Figure 15. Avalanche energy vs temperature





Electrical characteristics

Test circuit

3 Test circuit

Figure 16. Unclamped inductive load test circuit








Figure 18. Switching times test circuit for resistive load



















4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com



DIM.	mm.			inch		
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.15		1.70	0.045		0.066
С	0.49		0.70	0.019		0.027
D	15.25		15.75	0.60		0.620
Е	10		10.40	0.393		0.409
е	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.052
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
øР	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116


TO-220 MECHANICAL DATA





DIM.	mm.			i		inch	
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.	
А	4.4		4.6	0.173		0.181	
В	2.5		2.7	0.098		0.106	
D	2.5		2.75	0.098		0.108	
E	0.45		0.7	0.017		0.027	
F	0.75		1	0.030		0.039	
F1	1.15		1.7	0.045		0.067	
F2	1.15		1.7	0.045		0.067	
G	4.95		5.2	0.195		0.204	
G1	2.4		2.7	0.094		0.106	
Н	10		10.4	0.393		0.409	
L2		16			0.630		
L3	28.6		30.6	1.126		1.204	
L4	9.8		10.6	.0385		0.417	
L5	2.9		3.6	0.114		0.141	
L6	15.9		16.4	0.626		0.645	
L7	9		9.3	0.354		0.366	
Ø	3		3.2	0.118		0.126	

TO-220FP MECHANICAL DATA



57

5 Revision history

Table 8.	Revision	history
----------	----------	---------

Date	Revision	Changes
02-Mar-2005	1	First release
16-May-2005	2	Modified value in table 7
08-Sep-2005	3	Final datasheet
09-Feb-2006	4	ECOPACK label
20-Sep-2006	5	New template, no content change



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

